Abstract-This work proposes a stacked-amorphous-silicon (SAS) film as the gate structure of the p+ poly-Si gate pMOSFET to suppress boron penetration into the thin gate oxide. Due to the stacked structure, a large amount of boron and fluorine piled up at the stacked-Si layer boundaries and at the poly-SilSiO2 interface during the annealing process, thus the penetration of boron and fluorine into the thin gate oxide is greatly reduced. Although the grain size of the SAS film is smaller than that of the as deposited polysilicon (ADP) film, the boron penetration can be suppressed even when the annealing temperature is higher than 950°C. In addition, the mobile ion contamination can be significantly reduced by using this SAS gate structure. This results in the SAS gate capacitor having a smaller flat-band voltage shift, a less charge trapping and interface state generation rate, and a larger charge-to-breakdown than the ADP gate capacitor. Also the Si/SiOz interface of the p+ SAS gate capacitor is much smoother than that of the p+ SAS gate capacitor.
the mobile ion contamination than are the n+ poly-Si gate MOS devices [lo] . To avoid the boron penetration effect and simultaneously to form a shallow p+-n junction, the post-implantation annealing must be performed at a lower temperature, e.g. 85OoC, for a short time [ 111. However, under such a thermal cycle, it is difficult to sufficiently activate the dopant to degenerate the poly-Si film, especially as a silicide is formed on the poly-Si film [12] , [13] . This will cause a depletion effect in the poly-Si film and result in a significant degradation in the device performance [ 1 114 131.
Recently, it has been reported that the boron penetration effects can be suppressed by using a stacked-amorphoussilicon (SAS) film as the gate structure for pMOSFET [14] . Due to the stacked structure, a large amount of dopants segregate at stacked-Si layer boundaries and at poly-Si/SiO~ interface during the annealing process [ 141-[ 161. Although the grain size of the SAS film is smaller than that of the ADP film, the boron penetration size of the SAS film is smaller than that of the ADP film, the boron penetration effects can be exactly suppressed even when the annealing temperature is higher than 950°C [14] . In this paper, the characteristics of the p + SAS gate capacitor are systematically investigated in terms of the amount boron and fluorine penetration into the thin gate oxide, the flat-band voltage shift (AV%), the dielectric breakdown field ( E b d ) , the charge trapping rate, the interface state generation rate, and the time dependent dielectric breakdown ( Q b d ) . A physical model for suppression of the boron and fluorine penetration into the thin gate oxide with the SAS structure is also proposed.
EXPERIMENTAL PROCEDURES
In this study, p+ poly-Si gate MOS capacitors were fabricated on n-type (100) Si wafers with the resistivity of 5-20 0-cm. After a standard RCA cleaning process, all wafers were dipped in a diluted HF solution (150) to remove the native oxide. Then, the thin oxides of 70 8, and 130 8, were grown at 900°C and 95OOC in a dry 0 2 ambient, respectively. The post-oxidation annealing of all samples were performed at the oxidation temperature for 15 min in an N2 ambient.
An LPCVD a-Si film with total thickness of about 3000 8, was subsequently deposited onto the wafers at 550°C in three steps [16] . The deposition pressure and deposition rate were controlled at 140-160 mtorr and 20 k m i n respectively. The thickness of each a-Si layer was about 1000 A. During the stacked-Si layer deposition, the LPCVD system was not interrupted. After the first a-Si layer deposition, the SiH4 gas was removed and replaced by an Nz gas to purge the LPCVD system for a period of 30 min. By using the same steps, the second and the third a-Si layers were deposited on the wafers. During this deposition process, a layer boundary existed between two adjacent a-Si layers [16] . To make a comparison, the ADP film of 3 000 A was deposited at 625°C in one step. The deposition pressure and the deposition rate were 180-220 mtorr and 100 h m i n , respectively. Then, BF2
ion implantation was performed at 50 keV with a dose of 6 x cm-' and annealed at 800OC for 30 min in a dry 0 2 ambient followed by driving-in at 850, 900, 950, and 1 OOO°C for 15 min in an Nz ambient. After aluminum metallization, all samples were sintered at 400°C for 20 min in an Nz ambient to form a good ohmic contact.
The I-V characteristics and the time-dependent-dielectricbreakdown (TDDB) characteristics of the p+ poly-Si gate capacitors were measured by using an HP4145B semiconductor parameter analyzer. A constant Fowler-Nordheim (FN) tunneling current stressing was used to study reliability of the thin oxide capacitors. The oxide thickness and the flatband voltage shift of the p+ poly-Si capacitors before and after a constant current stressing were monitored by the highfrequency C-V (HFCV) measurements by using the Keithley 5901595 C-V analyzer. The impurity profiles were analyzed by using a VG Ionex SIMS tool with an 0; beam for boron, fluorine and sodium analyses. at the poly-Si/SiO2 interface. The dopant segregation of the p + SAS gate capacitors are similar to that of the SAS and SPS (stacked-polycrystalline-silicon) emitter contacted p+-n shallow junction diodes [15] . For the p+ SAS gate capacitors, due to the dopant segregation at the stacked-SiBi02 interface are less than that of the p+ ADP gate capactiors. This in tum causes the boron and fuorine penetration through the thin gate oxide into the Si substrate for the p+ SAS gate capacitors to be less than that of the p+ ADP gate capacitor. In addition, the mobile ion contamination can be significantly reduced by using the SAS gate structure, as shown in Fig. l(c) .
RESULTS AND DISCUSSION

A. SIMS ProJles of the p + SAS and ADP Gate Capacitors
B. Electrical Characteristics of the p+ SAS and ADP Gate Capacitors
As shown in Fig. l p+ ADP gate capacitor even when the annealing temperature of the p+ SAS gate capacitor is higher. This results in a significant improvement of the flat-band voltage shift, the effective oxide charge, the dielectric breakdown field, the charge trapping rate, the interface state generation rate, and the charge-to-breakdown (Qbd). This will be discussed in the following. .01 V, respectively. Also the boron penetration induced negative oxide charge generation can be reduced [7] , [18] , as shown in Fig. 2 dielectric breakdown field [5] , [15] . Fig. 3 ) show the quasistatic C-V (QSCV) characteristics of the 900°C annealing p+ SAS and ADP gate capacitors with the oxide thickness of about 130 before and after a constant current stressing, respectively. Fig. 4(c) and (d) show the curves of the gate voltage shift (AV,) and the interface state generation (AD;,) versus the injection charge of the p+ SAS and ADP gate capacitors, respectively. In this study, the injection current density was kept at a low level of 10 pA/cm2 to reduce injection-induced electron-trap generation [20] . The area of the capacitor was 1.16 x cm2 and electrons were injected from the Si substrate into the thin gate oxide (in the accumulation mode). It is seen that both capacitors exhibit a positive charge (hole) trapping behavior from the negative Vfi shift, as shown in Fig. 4(a) and (b) , and the decrease in AV,, as shown in Fig. 4(c) . However, the amount of trapped holes of the SAS gate capacitor is much less than that of the ADP gate capacitor. Also, the SAS gate capacitor shows a smaller interface state generation rate, as shown in Fig. 4(d) . The reduction in the hole trapping rate and the interface state generation rate for the p+ SAS gate capacitor is believed due to the suppression of the boron and fluorine penetration into the thin gate oxide 191, 1131. It had been reported that the boron-fluorine complex remaining within the oxide bulk would produce negative charge states at or near the Si/SiOz interface [5] - [9] . Although the V, values of the 900°C-annealing p+ SAS and ADP gate capacitors derived form C-V curve are 0.73 and 0.86 V, respectively, which indicate that the boron penetration effect for both capacitors can be negligible [6] , [ l l ] . However, from the SIMS profiles, the amount of boron and fluorine penetration into the thin gate oxide of the ADP gate capacitor is much larger than that of the SAS gate capacitor. This is the reason that the SAS gate capacitor has a smaller hole trapping rate and interface generation rate than does the ADP gate capacitor 151- [8] . For the capacitor with an ultra-thin oxide of 70 A, the boron and fluorine penetration induced hole trapping and interface state generation rate become much more serious. As shown in Fig. 5(a) and (b) , the hole trapping rate (negative increase in V, value) and the interface state generation rate of the 900°C-annealing p+ ADP gate capacitor under a constant current of 10 p.Aicm2 stressing are much larger than those of the 900°C-and 950°C-annealing p+ SAS gate capacitors. This is believed to be due to much larger amount of boron and fluorine penetration into the ultra-thin oxide of the 900°C-annealing p+ ADP gate capacitor than into the ultra-thin oxide of the 900°C-or even 950°C-annealing p+ SAS gate capacitors [13] .
In addition to the suppression of the hole trapping and the interface state generation, the electron trapping rate and the charge-to-breakdown ( Q b d ) are also significantly improved for the p+ SAS gate structure. Fig. 6(a) and (b) show the curves of the gate voltage shift versus the injection charge of the p+ SAS and ADP gate capacitors with the oxide thickness of 130 annealed at the temperature from 850°C to 1 OOO"C, respectively. Fig. 7 shows the plots of the mean value of Q b d (more than ten devices) versus the annealing temperature of the p+ SAS and ADP gate capacitors with the oxide thinkness of 130 W. The stressing current density was 100 mA/cm2 and the injection polarity was in the accumulation mode. It is seen that the electron trapping rate increases with the annealing temperature for both type p+ poly-Si gate capacitors, while the Q b d values decrease with the increase of the annealing temperature. This is due to the higher temperature annealing resulting in a larger amount of boron and fluorine penetration through the thin gate oxide into the Si substrate [5] , [6] , [9] . Nevertheless, at the same annealing temperature, the gate voltage shift of the p+ SAS gate capacitors are much less than that of the p+ ADP gate capacitors. Also, the Q b d value of the p+ SAS gate capacitors are about a factor of two larger than that of the p+ ADP gate capacitors. It is interesting to note that the 950°C-annealing p+ SAS gate capacitor has a less electron trapping rate and a larger Q b d value than the 900°C-annealing p+ ADP gate capacitor. This is due to the fact that the amount of boron and fluorine penetration into the thin gate oxide of the 950°C-annealing p+ SAS gate capacitor is still less than that of 900°C-annealing p+ ADP gate capacitor (see [14] ).
IV. PHYSICAL MODEL
Since the stacked-Si layer boundaries limited the growth of the grain size [21] , the final grain size of the SAS gate is smaller than that of the ADP gate, as shown in Fig. 8(a) and (b). Hence, for the p+ SAS gate structure, the suppression of the boron and fluorine penetration into the thin gate oxide was not caused by the grain size effect [9]. As mentioned above, for the p+ SAS gate capacitors, due to the dopant segregation at the stacked-Si layer boundaries, the amount of boron and fluorine available for diffusion to the poly-Si/SiO2 interface are less than that of the p+ ADP gate capacitors. Moreover, due to the stacked-Si structure, the total path for boron and fluorine diffusion to the poly-Si/SiO2 interface becomes longer than the ADP gate, as shown in Fig. 9 (assume the grain structure is block-like). Thus, for the SAS gate structure, the suppression of boron and fluorine penetration through the thin gate oxide into the Si substrate is believed to be due to the dopant segregation at the the stacked-Si layer boundaries and the longer path for dopant diffusion to the poly-Si/SiO2 interface. It is worthy noting that due to the suppression of boron and fluorine penetration through the thin gate oxide into the Si substrate, the Si/SiOZ interface of the p+ SAS gate structure is atomically flat, while that of the p+ ADP gate structure is relatively rough [14] , [22] .
V. CONCLUSION
In this paper, we propose a stacked-amorphous-silicon (SAS) structure as the gate material for pMOSFET to suppress the boron penetration effect. Although the grain size of the SAS film is smaller than that of the ADP film, the boron and fluorine penetration-induced device degradation can be reduced even though the annealing temperature is higher than 950OC. The amount of the boron and fluorine penetration through the thin gate oxide into the Si substrate of the p+ SAS gate capacitor is less than that of the p+ ADP gate capacitor, even the annealing temperature of the p+ SAS gate capacitor is higher. Besides, the mobile ion (Na+) contamination can be reduced by using the SAS gate structure. Since the suppression of boron and fluorine penetration into the thin gate oxide, the p+ SAS gate capacitor has a smaller flat-band voltage shift, a less charge trapping rate, a less interface state generation rate, and a larger Qbd value than does the p+ ADP gate capacitor. Also the Si/SiOz interface of the p+ SAS gate capacitor is much smoother than that of the p+ SAS gate capacitor [14] , [21] . The mechanism of the suppression of boron and fluorine penetration effect by using the SAS gate structure is believed to be due to the dopant segregation at the stacked-Si
